



Testing of Complex Digital Chips

Juri Schmidt Advanced Seminar - 11.02.2013



Outline

- Motivation
 - Why testing is necessary
- Background
 - Chip manufacturing
 - Yield
- Reasons for 'bad' Chips
- Design for Testability (DFT)
- Wafer Level Test Hardware
- The best test strategy
 - Wafer Level vs. Package Test
 - Cost analysis




Motivation

Testing is ... to check wether a chip behaves correctly

Manufacturing tests: between production and shipping

Reveal faulty Chips

- Increase quality of product
- Raise reputation / credibility
- Maximize Yield
- Reduce Costs (especially replacement in field)






Chip manufacturing - Process

Photolitography

Resolution is limited by the light source

- 193nm for UV
- 13.5nm for E-UV using mirrors
- Many layers
 - 4 to 10 metal + isolator each



Process takes approx. 6 to 8 weeks

Wafer with diameter of 100 to 300mm




Chip Manufacturing - Yield

Yield is defined as:

number of good chips on a wafer total number of chips

• Example:

• a yield of 0.5 50% "good" chips




example "good" chip distribution [2]



Chip Manufacturing – Feature Size

Yield decreases with feature size reduction

• More transistors per die increase the possibility for defects







Reasons for Bad Chips

Variation in Process

- Transistor channel length
- Transistor threshold voltage
- Metal interconnect width and thickness

Disturbances in Manufacturing

- Temperature
- Humidity
- Vibrations
- Light
- Dust
- Electrostatic Charge
- Purity of Materials
- Misaligned Masks


Impact on the speed of a chip


Can harm single dies up to whole wafer



Mask misalignment

Can cause shorts / open circuits








Fault class: Static defects

- Layer to layer shorts
 - e.g. metal to metal or V_{DD} to GND
- Discontinuous wires
 - floating inputs, disconnected outputs
- Shorts in oxide
 - e.g. gate connected to $V_{\rm DD}$



Shorted Circuit [4]




Open Circuit [4]



Fault class: Dynamic defects

Dynamic defects

- Only appear under certain circumstances
- For example: high frequency
- Typical:
 - Timing violation / Delay
 - Crosstalk
 - Noise



Hard to test, chip needs to run in normal operation

Simulation of crosstalk or other effects




Design For Testability (DFT)

- Insert dedicated test functionality to allow Wafer Level and Package Testing
 - All logic becomes observable
 - Apply Serial Test Pattern
- Checks logic itself, NOT functional verification
 - FV is time consuming
 - Test time is expensive
- Importance of DFT rises with higher logic density
 - More logic \rightarrow Higher fault probability



DFT: Scan chains


Output (Q) of FF is Test-Input (TI) of the following one



Scan chain [6]




- Introduced by Joint Test Action Group [7]
- Access through 4-wire serial test access port (TAP)
- Test for:
 - I/O Cells
 - Interconnects between chip and PCB





Test methods

For testing, on-chip I/O-pads must be contacted:



- Traditional, physically contacted
 - Horizontal, Cantilever Needle
 - Vertical
 - Membrane
- No or few physical contacts, Wireless
 - EMWS

• Test in Socket





Automated Test Equipment (ATE)

- Contains the tester and a probe card
- Tester applies a test pattern
- Measuring & Monitoring

If a die does not pass all tests it is discarded or will be used as lower cost part

> • e.g. Intel Celeron, defective Cache is simply reduced



Automated Test Equipment[8]

Probe Cards



ruprecht-karls UNIVERSITÄT

HEIDELBERG

- Interface between tester and device under test (DUT)
 - Apply fine pitch of I/O pads to the ATE
- Consists of a PCB and contact elements
- Adapts to the probe station
- Different types and technologies
 - Depends on costs and purpose



Probe Card



Probe Card PCB

Probe Cards: Horizontal

Cantilever needle probe cards


- Probe needles on I/O Pads
- Good contact through horizontal scrubbing

Features


UNIVERSITAT

HEIDELBERG

- + Relatively cheap
- Alignment is difficult
- Parasitic inductance
- Needles must be maintained
 - Difficult for increasing pin count
- Can leave significant probe marks
 - Spring characteristic decreases probability to harm I/O pads



Cantilever needle probe[10]



Cantilever needle for area IO [10]




Probe Cards: Vertical

Vertical probe cards


- Array of pins
- Especially for area-I/O

Features

- + Higher frequencies (up to 5GHz)
- + Up to 5000 pads
- + Smaller probe marks
- + Lower inductance than Cantilever Needle but ...
- More expensive !



Vertical Probe card[10]



Vertical Probe – Contact elements[11]




Test Hardware: Problems

Problems for Needle based probe cards:

- Mechanical contacts may damage pads on IC
 - This can cause wire bond failures
- Debris contaminates probe tips
 - Must be cleaned!
- Alignment is difficult



Probe mark[12]



Probe Tips - cleaning[13]




Probe Cards: Membrane

- Membrane technology
 - Flexible Membrane
 - Transmission lines, litographically defined
 - Contacts through holes in trans. lines

Features

- + High frequencies (up to 20GHz)
- + Very low inductance
- + Easy alignment
- -High Price
- Limitation
 - Pad Count



Membrane Probe Technology[13]



Wafer Level vs. Package Testing

Wafer Level

- High initial costs (NRE)
 - about \$100.000
- Reject defective devices at this early stage:
 - avoid costs for unnecessary packaging
- Test data provides overall status on the fabrication process

Package

- No special equipment needed
- Last chance to detect faulty chips!
- Costs increase with:
 - chips fabricated
 - decreasing yield

Note: A tradeoff between test coverage and acceptable defects is very important! The best test strategy has to be determined individually



Wafer Level vs. Package Testing: Costs

Test Cost =
$$\frac{{}^{1}_{KGD}}{{}^{Y}_{PT}Y_{WT}}C_{WT} + \frac{{}^{2}_{KGD}}{{}^{Y}_{PT}}(C_{PT} + CP) + \sum NRE$$

- 1 Overall Dies produced and tested on Wafer Level
- 2 Dies packaged and tested in Package
- 3 Overall Non recurring Engineering costs

Legend	
KGD	 Known Good Dies
Y _{PT} , Y _{WT}	 Yield Package Test / Wafer Test
С _{WT} , С _{РТ} , С _Р	 Costs for: Wafer Test / Package Test / Packaging
NRE	 Overall NRE Costs


Logond



Testing Costs

Test cost incl. WT (70% yield) — Test cost w/o WT (70% yield)

→ Test cost incl. WT (50% yield) → Test cost w/o WT (50% yield)






Progress in manufacturing / testing technology

- New materials
- New test approaches
 - e.g. Wireless Testing
- Parallel Wafer Level Testing



Parallel Wafer Testing: Yield = 0.25


Costs: Parallel Testing





Parallel Wafer Testing: Yield = 0.5


Costs: Parallel Testing





Parallel Wafer Testing: Yield = 0.9

Costs: Parallel Testing



Number of good Dies



Conclusion

- 1. Testing is crucial!
- 2. DFT is crucial!
 - Allows fault detection after manufacturing
 - Importance rises with higher logic density
- 3. Importance of Wafer Level testing rises with decreasing yield and higher density ICs
- 4. The best test strategy depends on yield & amount of dies
 - Many parameters. No easy decision !




Outlook

Future in Wafer Level Testing

• EMWS: Electromagnetic Wafer Sort by STMicroelectronics

EMWS:

- Each die contains tiny antenna
- Apply test pattern w/o physical contact
- High power devices still need physical power supply
- For low-power devices:
 - Power via electromagnetic energy







Thank you for your attention !



References

1. Peter Fischer, VLSI_03_Manufacturing, Lecture: VLSI Design, Winter term 2012/2013

2. Chris Edwards, The big screen, IET Electronic Systems and Software, Aug. 2006

3. International Roadmap For Semiconductors, 2011 Edition, Executive Summary, 2011

4. Frank Lee, Critical Area: A metric for Yield Optimizations in Physical Design, Synopsys Inc, May 6, 2006

5. Patrick Schulz, Design for Test (DFT), Diploma Thesis, University of Mannheim, 2003

6. Yinghua Min and Charles Stroud, VLSI Test Principles and Architectures: Design for Testability, San Francisco, 2006

7. Markus Mueller, Exploring the Testability Methodology and the Development of Test and Debug Functions for a Complex Network ASIC, Chair of Computer Architecture, University of Heidelberg, Mannheim, Aug. 01, 2011

8. http://upload.wikimedia.org/wikipedia/commons/5/5b/Wafer_prober_service_configuration.jpg, last visited Jan. 11, 2013

9. HTT Group, http://httgroup.eu/divisions/probe_card/cantilever_probecards.php, last visited Jan. 31, 2013

10. http://www.electroiq.com/articles/ap/print/volume-14/issue-12/features/probe-cards-enable-wafer-level-test.html, last visited Jan. 11, 2013

11. Ira Feldman, Wafer Probe Technology & Application Overview, Silicon Valley TEST Conference & Expo, San Jose, Nov. 2010

12. Rajiv Roy, Probe-Mark Inspection, Rudolph Technologies, May 2007

13. William R. Mann, Frederick L. Taber, Philip W. Seitzer and Jerry J. Broz, The Leading Edge of Production Wafer Probe Test Technology, Paper for IEEE International Test Conference, Charlotte, NC, 2004

14. STMicroelectronics, Worlds First Fully Contactless Wafer Test, http://www.st.com/internet/com/press_release/t3256.jsp, last visited Jan. 17, 2013