

19.01.2016



UNIVERSITÄT
HEIDELBERG
ZUKUNFT
SEIT 1386

MOUSETRAP

Die asynchrone Pipeline-Logik

Minimal-Overhead Ultrahigh-Speed Transition-signaling Asynchronous Pipeline

Erman Culhacik



1. Einführung


2. Prinzip - MOUSETRAP

3. Timing

4. Einzelheiten:

- Clocked CMOS
- Timing - Controller Optimierung
- Fork und Join

5. Fazit



Synchrone Pipeline

- CLK Geschwindigkeit durch langsamste Stufe (Logik Delay) begrenzt
- Leistungsverbrauch auch ohne Daten

Asynchrone Pipeline

- Maximaler Durchsatz (Summe aller Logik Delays)
- Kein Leistungsverbrauch wenn keine Daten anliegen

Einführung


Mousetrap Pipeline




Einfache asynchrone Implementierungsmethode verwendet,

- **Transparent Latches**
- **Einfache Stufensteuerung:**
1 Gatter pro Pipeline-Stufe
- **Single-Rail bundled Data:**
1 Leitung pro Daten

Der Zweck = sehr schnelle Taktzeit und niedriger Energieverbrauch.




Eine Stufe von Mousetrap




2-phase handshaking

Prinzip: Einfaches FIFO




Prinzip: Einfaches FIFO



Erste Transaktion

Prinzip: Einfaches FIFO



Zweite Transaktion


Prinzip : Latch Controller

XNOR-Betrieb



XNOR


A	B	Q
0	0	1
0	1	0
1	0	0
1	1	1



- **Down transition** : durch Endsignal von die Stufe N verursacht
- **Up transition** : durch Endsignal von die Stufe N+1 verursacht

Prinzip :



Mousetrap-Verhalten



- Data In →
- Req In →
- Ack Out →
- En-L1 →
- Ack N-1 →
- En-L2 →
- Ack N →
- En-L3 →
- Ack In →
- Latch 1 →
- Latch 2 →
- Latch 3 →



Prinzip :

Mousetrap-Verhalten





Prinzip :

Mousetrap-Verhalten





Prinzip :

Mousetrap-Verhalten





Prinzip :

Mousetrap-Verhalten





Prinzip :

Mousetrap-Verhalten





Prinzip :

Mousetrap-Verhalten





Prinzip :

Mousetrap-Verhalten





Prinzip :

Mousetrap-Verhalten





Prinzip :

Mousetrap-Verhalten





Prinzip :

Mousetrap-Verhalten





Prinzip :

Mousetrap-Verhalten





Prinzip :

Mousetrap-Verhalten





Prinzip :

Mousetrap-Verhalten





Prinzip :

Mousetrap-Verhalten





Prinzip :

Mousetrap-Verhalten





Prinzip :

Mousetrap-Verhalten





Prinzip :

Mousetrap-Verhalten





Prinzip :

Mousetrap-Verhalten





Prinzip :

Mousetrap-Verhalten





Prinzip :

Mousetrap-Verhalten





Prinzip :

Mousetrap-Verhalten





Prinzip :

Mousetrap-Verhalten




Prinzip :

Mousetrap-Verhalten



Timing : Pipeline


FIFO Cycle Time



Der Zykluszeit:

Timing : Pipeline

FIFO Cycle Time




Der Zykluszeit: $T_{Latch N}$

Timing : Pipeline

FIFO Cycle Time



**Schnelle Selbstschleife :
N selbst deaktiviert**




Der Zykluszeit: **$T_{Latch N}$**

Timing : Pipeline

FIFO Cycle Time



Schnelle Selbstschleife :
N selbst deaktiviert




Der Zykluszeit: $T_{Latch\ N} + T_{Latch\ N+1}$

Timing : Pipeline

FIFO Cycle Time



**Schnelle Selbstschleife :
N selbst deaktiviert**




Der Zykluszeit: $T_{Latch\ N} + T_{Latch\ N+1} + T_{XNOR\uparrow}$

Timing : Pipeline with Logic




Einfache Hinzufügen : Logikblock + Passende Verzögerung



Die Zykluszeit: $2 \times T_{\text{Latch}} + T_{\text{Logic}} + T_{\text{XNOR}} \uparrow$

Timing

Setup Time




Setup Time:

$$T_{\text{req}N} \rightarrow \text{done}N + T_{\text{XNOR}N\downarrow} > T_{\text{setup}}$$

Timing

Hold Time



Hold Time:

Stufe N-1

Stufe N

$$T_{\text{XNOR } N-1 \uparrow} + T_{\text{Latch } N-1} > T_{\text{XNOR } N \downarrow} + T_{\text{hold}}$$

$$\text{If } T_{\text{XNOR } N-1 \uparrow} \approx T_{\text{XNOR } N \downarrow} \gg T_{\text{Latch } N-1} > T_{\text{hold}}$$


Einzelheiten

Clocked CMOS (C²MOS)



Die Vorteile von C²MOS:


- Kleinere Verzögerung
- Kleinere Fläche
- Geringerer Stromverbrauch



C²MOS und Logik

Einzelheiten

Clocked CMOS (C²MOS) : Latch Kontroller




Neue Kontroller-Optimierung : **"Dual-Rail XNOR"**
- eliminiert **"Inverter Delays"** von **"Cycle Time"**

Die Zykluszeit: $2 \times T_{C^2MOS} + T_{XNOR} \uparrow$

Einzelheiten

Clocked CMOS (C²MOS) : Latch Kontroller





Neue Kontroller-Optimierung : **"Dual-Rail XNOR"**

- eliminiert **"Inverter Delays"** von **"Cycle Time"**

Die Zykluszeit: $2 \times T_{C^2MOS} + T_{XNOR} \uparrow$

Einzelheiten

Clocked CMOS (C²MOS) : Latch Kontroller-Schaltung





Einzelheiten

Timing-Optimierung mit XNOR

Der Zykluszeit: $2xT_{\text{Latch}} + T_{\text{Logic}} + T_{\text{XNOR}}\uparrow$

Das Ziel: früh T_{XNOR}

Die Observation:

XNOR wird zweimal duch pro Datenelement gewechselt: $T_{\text{XNOR}}\downarrow$ und $T_{\text{XNOR}}\uparrow$


- nur 2. Übergang ist entscheidend für die Leistung : $T_{\text{XNOR}}\uparrow$

Lösung: Reduzierung XNOR Ausgangsschwingung

- schnellere Anstiegszeit


Einzelheiten

Timing-Optimierung mit XNOR




Einzelheiten

Timing-Optimierung mit XNOR



Einzelheiten

Komplexe Pipeline: Forks and Joins



Non-Linear Pipelining



Montek Singh, Steven M. Nowick, MOUSETRAP: High-Speed Transition-Signaling
Asynchronous Pipelines, p.684 -698 , VOL. 15, NO. 6, JUNE 2007

Beitrag: Einführung effiziente Schaltungsstrukturen

- **Fork:** Daten-Verteilung + Steuerung zu verschiedene Ziele
- **Join:** Daten-Zusammenführung + Steuerung aus mehreren Quellen

Einzelheiten

Komplexe Pipeline: Forks and Joins



Fork: Zusammenführung mehrerer "ack" **Join:** Zusammenführung mehrerer "req"

$$T_{\text{Fork}}: 2XT_{\text{Latch}} + T_{\text{Logic}} + T_{\text{C}} + T_{\text{XNOR}} \uparrow$$

$$T_{\text{Join}}: T_{\text{aC}} + T_{\text{Logic}} + T_{\text{Latch}} + T_{\text{XNOR}} \uparrow$$


$$T_{\text{Fork}} > T_{\text{Join}}$$

Einzelheiten


Komplexe Pipeline: Forks and Joins



A	B	Q
0	0	0
0	1	-
1	0	-
1	1	1



C-element für Ack



C-element für Req

En	A	B	Q
1	0	0	0
1	0	1	-
1	1	0	-
1	1	1	1
0	x	x	-

Fork: Zusammenführung mehrerer "ack" **Join:** Zusammenführung mehrerer "req"

$$T_{\text{Fork}}: 2XT_{\text{Latch}} + T_{\text{Logic}} + T_{\text{C}} + T_{\text{XNOR}} \uparrow$$

$$T_{\text{Join}}: T_{\text{aC}} + T_{\text{Logic}} + T_{\text{Latch}} + T_{\text{XNOR}} \uparrow$$

$$T_{\text{Fork}} > T_{\text{Join}}$$

Fazit

Speed Test





MOUSETRAP FIFO (250nm TSMC) Pre-Layout Simulation (10 Stufe + 16 bit breit)

Pipeline Design	Latch delay Tlatch (ps)	TXNOR↑ (ps)	TXNOR↓ (ps)	Cycle Time	(ps)	Throughput (GHz)
Mousetrap	110	65	63	2.Tlatch+TXNOR↑	285	3.51

MOUSETRAP FIFO (180nm TSMC) Post-Layout Simulation (10 Stufe + 16 bit breit)

Pipeline Design	Latch delay Tlatch (ps)	TXNOR↑ (ps)	TXNOR↓ (ps)	Cycle Time	(ps)	Throughput (GHz)
Mousetrap	188	102	115	2.Tlatch+TXNOR↑	477	2.1
Mousetrap (Opt)	179	63	131	2.Tlatch+TXNOR↑	421	2.38

Fazit



Leider kein fairer Vergleich in Literatur. Nur unterschiedliche Technologien vergleichen. Nicht überzeugend. Sie zeigen trotzdem die Aussagen der Papers.

Fazit

Geschwindigkeitsvergleich mit IPCMOS




IPCMOS (asynchronous interlocked pipelined CMOS)

- 3.3~4.5GHz
- IBM 180nm 1.5V (silicon-on-insulator)
- Post-layout simulation

MOUSETRAP

- 2.1~2.38GHz
- TSMC 180nm
- Post-layout simulation



Interlocked Pipelined CMOS

Fazit


Mousetrap-Energieverbrauch mit PS0



Power und Energieverbrauch von 10 Stufe FIFO

Design	Throughput (GHz)	Power (mW)	Energy/item/stage (pJ)
MOUSETRAP	2.1	30.8	1.49
PS0	0.51	26.3	5.20

PS0 : Dual-Rail dynamische asynchrone Pipeline (1990)



Fazit

Mousetrap-Energieverbrauch mit PS0



Power und Energieverbrauch von 10 Stufe FIFO

Design	Throughput (GHz)	Power (mW)	Energy/item/stage (pJ)
MOUSETRAP	2.1	30.8	1.49
PS0	0.51	26.3	5.20

**%71
Energieeffizient**



PS0 : Dual-Rail dynamische asynchrone Pipeline (1990)

