reches in courses of the courses of

Günther Schindler Seminar Talk 2015/16 Chair ASC

Outline

1. Introduction

- 1.1 GPU vs. CPU
- 1.2 GPU Architecture
- 1.3 Caches in GPUs

2. Methods

- 2.1 Atomic Operations
- 2.2 Software Controlled Cache-Bypassing
- 2.3 Hardware Controlled Cache-Bypassing
- 3. Conclusion
- 4. Discussion

Introduction

Methods

Conclusion

GPU vs. CPU



GPU chips spend more die-space on ALUs and less on caches.

(1) http://www.7-cpu.com

26.01.2016

(2) Michael Andersch, Jan Lucas, Mauricio Alvarez-Mesa, Ben Juurlink, "Analyzing GPGPU Pipeline Latency", Poter 2014.

GPU Architecture

Memory Model



Last Recently Used (LRU) Policy



26.01.2016

Caches in GPUs

Motivation

- Caches improve the performance of **atomic operations**.
- Shared cache in **CPU-GPU heterogeneous processors** improve communication and save die space.
- Improves inter-block communication.
- Avoiding off-chip accesses and increasing bandwidth and save energy.

Limitations of existing cache management techniques

- Improvement in cache performance does not directly translate into improved program performance (due to multi-threading).
- Unique GPU characteristics.
- Small cache size.
- Negative effect of caches on performance.

Introduction

Methods

Conclusion

Atomic Operations

Motivation

- Slow atomic operations currently limit applicability.
- CPU atomic mechanisms require L1 coherence.
- Need cost-effective adaptation to improve atomics.
- Franey et al. ⁽⁰⁾ restrict coherence to atomic data and implemented a complexity-effective coherence mechanism.

State-of-the-art

- Executed like non-atomic instructions in the ______Node A ______Node B _____Node B ______Node _____NODE ______NODE _____NODE ______NODE ______NODE ______NODE _____NODE ______NODE ______NODE ______NODE _____NODE ______NODE _____NODE ______NODE ______NODE ______NODE _____NODE ______NODE _______NODE _______NODE ______NODE ______NODE ______NODE ______NODE ______NODE _______NODE _______NODE ______NODE ______NODE ______NODE ______NODE ______NODE _______NODE _______NODE _______NODE ______NODE _______NODE ______NODE ______NODE ______NODE _______NODE _______NODE _______NODE _______NODE _______NODE _______NODE _______NODE _______NODE ______NODE ______NODE _______NODE _______NODE _______NODE ______NODE ______NODE _______NODE _______NODE ______NODE _______NODE _______NODE ______NODE ______NODE _______NODE ______NODE _______NODE ________NODE _________NODE _______NODE ________NODE ________NODE ______
- Response is sent back to the core containing the previous value of the data.

Goal: Avoiding the latency of traversing the interconnect (atomic operations must be performed locally).

26.01.2016

Introduction

Methods

```
Conclusion
```

AtomNaive

Approach: Restrict coherence to atomic data with Mutex.



- + Ensures acquisition correctness
- Long latency to acquire token
- Additional latency for updates

AtomDir

Approach: Adapting techniques used in directory-based cache coherence.



- + Ensures acquisition correctness
- Round-trip latency
- Minimal performance improvement

26.01.2016

Introduction

Methods

Conclusion

Hybrid Topology

Approach: Effectively finding a middle point between the AtomNaive and AtomDir configurations.



- Mutex acquisition delays fetch
- + Issue fetch in parallel with mutex acquisition.

Evaluation

Performance

- "AtomDir" shows the benefit of being able to cache atomic data.
- "Topology" shows the benefit of **distributing ownership**.
- "SpecFetch" shows the advantage of issuing speculative memory fetches along with mutex acquisition.



Sean Franey, "Accelerating Atomic Operations on GPGPUs", talk 2013.

Summary

- Proposed mechanisms show good performance improvements.
- High overhead for control logic and storage.
- Needs resources (wires) from the underlying interconnection network.
- L2 cache latency has reduced since Fermi (Fermi 310 cycles, Maxwell 194 cycles).

26.01.2016

Methods

Conclusion

Communication Through Caches

Motivation

- GPU applications suffer from the **lack of an efficient inter-block synchronization** mechanism.
- Exit the current kernel and **re-launch** the **successive kernel** after a global synchronization by the host.



• L2 cache can be used to provide a buffer for inter-block communication.



Amount of off-chip memory accesses is the same, whether there is L2 cache or not.

Methods

Conclusion

Write-buffering (for inter-block communication)

Approach

• L2 cache works as a FIFO (LRU replacement policy).

• Choi et al.⁽⁰⁾ prevent this by modifying the cache management scheme.



Two writes and two reads for a0 and a1 are reduced when compared with the LRU policy.

26.01.2016

(0) H. Choi, J. Ahn, and W. Sung, "Reducing off-chip memory traffic by selective cache management scheme in GPGPUs," in 5th Annual Workshop on General Purpose Processing with Graphics Processing Units. ACM, 2012, pp. 110–119.

Write-buffering (for inter-block communication)

Issue

• With only the write-buffering, the shared cache may not retain the data until they are read in the successive kernel.



The number of off-chip memory access is the same with that of the pure LRU replacement policy.

Read-Bypassing (for inter-block communication)

Approach

• Private data load operations, simply bypasses L2 cache to upper-level memory.

Introduction			load b0	load b1	load b2	load b3	load a0	load a1	load a2	load a3
Methods	Load operations bypass to L1 cache and do not allocate L2 cache lines.	C Shared 1 a1 Cache 1 a0	miss 1 a0 1 a1	miss 1 a0 1 a1	miss 1 a0 1 a1	miss <mark>1 a0</mark> 1 a1	hit 1 a	hit 1	miss 0 a2	miss 0 a3 0 a2
		DRAM Access	► LD: k	00 LD: k	b1 LD: b2	2 LD: b3	3		LD: a2	LD: a3

• Proposed scheme is software-controlled. (load and store instructions are marked with their respective scheme)

Two additional cache operators are defined for PTX ISA.

Instruction	Option	Description
ld.global	.00.	Bypasses L2 cache.
st.global	.cp	Allocates cache line on a cache miss an sets the C bit for write-buffering.

26.01.2016

Conclusion

(0) H. Choi, J. Ahn, and W. Sung, "Reducing off-chip memory traffic by selective cache management scheme in GPGPUs," in 5th Annual Workshop on General Purpose Processing with Graphics Processing Units. ACM, 2012, pp. 110–119.

Evaluation

Performance

- Workloads: FFT, HotSpot and SRAD.
- Proposed technique reduces the amount of write and read traffic to the off-chip memory.



26.01.2016

[0] H. Choi, J. Ahn, and W. Sung, "Reducing off-chip memory traffic by selective cache management scheme in GPGPUs," in 5th Annual Workshop on General Purpose Processing with Graphics Processing Units. ACM, 2012, pp. 110–119.

GPU-CPU Heterogeneous Architectures

Combining GPU cores with conventional CPUs is a trend.

- Various resources are shared between GPU and CPU cores. (LLC, on-chip interconnect, memory controller and DRAM)
- Shared cache is one of the most important resources.

CPU and GPU cores have different characteristics.

- GPU cores have an order-of-magnitude more threads.
- GPUs have higher TLP (Thread-Level-Parallelism) than CPUs.
- TLP has significant impact on how caching affects performance of applications.



We need to directly monitor performance effect of cache.

Introduction

Methods

Conclusion

TLP-Aware Cache Management Policy (TAP)

Lee et al. introduced TAP mechanism ⁽⁰⁾

- Bypass LLC.
- · Core Sampling.
- Cache block lifetime normalization.
- TAP-UCP and TAP-RRIP.

Core Sampling

- Samples GPU cores with different cache policies.
- Measures performance differences.



26.01.2016

(0) J. Lee and H. Kim, "TAP: A TLP-aware cache management policy for a CPU-GPU heterogeneous architecture," in 18th International Symposium on High Performance Computer Architecture (HPCA). IEEE, 2012, pp. 1–12.

Introduction

Methods

Conclusion

Discussion

Calculate

TLP-Aware Cache Management Policy (TAP)

Cache block lifetime normalization

- GPU cores have an order-of-magnitude more cache accesses.
- Monitor cache access rate differences between CPU and GPU applications and periodically calculate ratio.



26.01.2016

TLP-Aware Cache Management Policy (TAP)

TAP-Utility-Based Cache Partitioning (TAP-UCP)

- UCP is a dynamic cache partitioning mechanism for only CPU workloads.
- Allocate more cache space to applications that obtain the most benefit from more space.



TAP-Re-Reference Interval Prediction (TAP-RRIP)

- Dynamically adapts between two competing cache insertion policies, Static RRIP (SRRIP) and Bimodal-RRIP (BRRIP).
- Policy Selector (PSEL), keeps track of which policy incurs fewer cache misses and decides the winning policy.



Introduction

Methods

Conclusion

Evaluation

Performance

- 152 heterogeneous workloads.
- Improve the performance by 5% and 10% compared to UCP and RRIP and 11% and 12% to LRU.
- Higher benefits with more CPU applications.



Introduction

Methods

Conclusion

Discussion

Summary

- LLC management is an important problem in future many-core-heterogeneous processors.
- TAP mechanism improves performance.
- High overhead for control logic and storage.
- Previous mechanisms don't consider GPGPU-specific characteristics in heterogeneous workloads.

26.01.2016

Conclusion

- Multi-level hardware-managed caches are recent addition to GPUs.
- Effective management of caches is very important to fully exploit their potential in boosting GPU performance and energy efficiency.
- Various proposals have been published the last years.
- In this talk:
 - Low-latency mechanism for acquiring and releasing mutexes in a system.
 - Reduce off-chip memory accesses by write-buffering and read-bypassing.
 - Technique to profile a GPGPU application at run-time in heterogeneous architectures .
- <u>More Literature:</u> Sparsh Mittal, "A Survey of Techniques for Managing and Leveraging Caches in GPUs", Journal of Circuits, Systems, and Computers 2014.

Introduction

Methods

Conclusion

Introduction

Methods

Results

Discussion

Discussion

Thank you!

Speculative Fetch

Mutex acquisition delays fetch. Issue fetch in parallel with mutex acquisition. Ensure correctness via epochs.

- Epoch consists of a fixed number of cycles.
- At the boundary of each epoch, all responders indicate that their mutex releases are mature and all requesters indicate that their outstanding mutex requests are stale.
- When the requester receives the mutex and both the release is mature and the request is not stale, the requesting node knows that no update could have occurred to the data.



Introduction

Methods

Conclusion